Abstract -Most of the algorithms implemented in FPGAs used to be fixed-point. Floating-point operations are useful for computations involving large dynamic range, but they require significantly more resources than integer operations. With the current trends in system requirements and available FPGAs, floating-point implementations are becoming more common and designers are increasingly taking advantage of FPGAs as a platform for floating-point implementations. The rapid advance in Field-Programmable Gate Array (FPGA) technology makes such devices increasingly attractive for implementing floating-point arithmetic. Compared to Application Specific Integrated Circuits, FPGAs offer reduced development time and costs. Moreover, their flexibility enables field upgrade and adaptation of hardware to run-time conditions. A 32 bit floating point arithmetic unit with IEEE 754 Standard has been designed using VHDL code and all operations of addition, subtraction, multiplication and division are tested on Xilinx. Thereafter, Simulink model in MAT lab has been created for verification of VHDL code of that Floating Point Arithmetic Unit in Modelsim.
Introduction
The floating point operations have found intensive applications in the various fields for the requirements for high precious operation due to its great dynamic range, high precision and easy operation rules. High attention has been paid on the design and research of the floating point processing units. With the increasing requirements for the floating point operations for the high-speed data signal processing and the scientific operation, the requirements for the high-speed hardware floating point arithmetic units have become more and more exigent. The implementation of the floating point arithmetic has been very easy and convenient in the floating point high level languages, but the implementation of the arithmetic by hardware has been very difficult. With the development of the very large scale integration (VLSI) technology, a kind of devices like Field Programmable Gate Arrays (FPGAs) have become the best options for implementing floating hardware arithmetic units because of their high integration density, low price, high performance and flexible applications requirements for high precious operation.
Floating-point implementation on FPGAs has been the interest of many researchers. The use of custom floating-point formats in FPGAs has been investigated in a long series of work [1, 2, 3, 4, 5] . In most of the cases, these formats are shown to be adequate for some applications that require significantly less area to implement than IEEE formats [6] and to run significantly faster than IEEE formats. Moreover, these efforts demonstrate that such customized formats enable significant speedups for certain chosen applications. The earliest work on IEEE floating-point [7] focused on single precision although found to be feasible but it was extremely slow. Eventually, it was demonstrated [8] that while FPGAs were uncompetitive with CPUs in terms of peak FLOPs, they could provide competitive sustained floating-point performance. Since then, a variety of work [2, 5, 9, 10] has demonstrated the growing feasibility of IEEE compliant, single precision floating point arithmetic and other floating-point formats of approximately same complexity. In [2, 5] , the details of the floating-point format are varied to optimize performance. The specific issues of implementing floating-point division in FPGAs have been studied [10] . Early implementations either involved multiple FPGAs for implementing IEEE 754 single precision floating-point arithmetic, or they adopted custom data formats to enable a single-FPGA solution. To overcome device size restriction, subsequent single-FPGA implementations of IEEE 754 standard employed serial arithmetic or avoided features, such as supporting gradual underflow, which are expensive to implement.
In this paper, a high-speed IEEE754-compliant 32-bit floating point arithmetic unit designed using VHDL code has been presented and all operations of addition, subtraction, multiplication and division got tested on Xilinx and verified successfully. Thereafter, the new feature of creating Simulink model using MAT lab for verification of VHDL code of that 32-bit Floating Point Arithmetic Unit in Modelsim has been explained. The s i m u l a t i o n r e s u l t s o f a d d i t i o n , s u b t r a c t i o n , multiplication and division in Modelsim wave window have been demonstrated.
The rest of the paper is organized as follows. Section 2 presents the general floating point architecture. Section 3 explains the algorithms used to write VHDL codes for implementing 32 bit floating point arithmetic operations: addition/subtraction, multiplication and division. The Section 4 of the paper details the VHDL code and behaviour model for all above stated arithmetic operation. The section 5 explains the design steps along with experimental method to create Simulink model in MAT lab for verification of VHDL code in Modelsim and the results are shown and discussed in its section 6 while section 7 concludes the paper with further scope of work.
Floating Point Architecture
Floating point numbers are one possible way of representing real numbers in binary format; the IEEE 754 [11] standard presents two different floating point formats, Binary interchange format and Decimal interchange format. This paper focuses only on single precision normalized binary interchange format. Figure  1 shows the IEEE 754 single precision binary format representation; it consists of a one bit sign (S), an eight bit exponent (E), and a twenty three bit fraction (M) 
Algorithms for Floating Point Arithmetic Unit
The algorithms using flow charts for floating point addition/subtraction, multiplication and division have been described in this section, that become the base for writing VHDL codes for implementation of 32-bit floating point arithmetic unit.
Floating Point Addition / Subtraction
The algorithm for floating point addition is explained through flow chart in Figure 2 . While adding the two floating point numbers, two cases may arise. Case I: when both the numbers are of same sign i.e. when both the numbers are either +ve or -ve. In this case MSB of both the numbers are either 1 or 0. Case II: when both the numbers are of different sign i.e. when one number is +ve and other number is -ve. In this case the MSB of one number is 1 and other is 0.
Case I: -When both numbers are of same sign
Step 1:-Enter two numbers N1 and N2. E1, S1 and E1, S2 represent exponent and significand of N1 and N2 respectively.
Step 2:-Is E1 or E2 ="0". If yes; set hidden bit of N1 or N2 is zero. If not; then check if E2 > E1, if yes swap N1 and N2 and if E1 > E2; contents of N1 and N2 need not to be swapped.
Step 3:-Calculate difference in exponents d=E1-E2. If d = "0" then there is no need of shifting the significand. If d is more than "0" say "y" then shift S2 to the right by an amount "y" and fill the left most bits by zero. Shifting is done with hidden bit.
Step 4:-Amount of shifting i.e. "y" is added to exponent of N2 value. New exponent value of E2= (previous E2) + "y". Now result is in normalize form because E1 = E2.
Step 5:-Check if N1 and N2 have different sign, if "no";
Step 6:-Add the significands of 24 bits each including hidden bit S=S1+S2.
Step 7:-Check if there is carry out in significand addition. If yes; then add "1" to the exponent value of either E1 or new E2. After addition, shift the overall result of significand addition to the right by one by making MSB of S as "1" and dropping LSB of significand.
Step 8:-If there is no carry out in step 6, then previous exponent is the real exponent.
Step 9:-Sign of the result i.e. MSB = MSB of either N1 or N2.
Step 10:-Assemble result into 32 bit format excluding 24th bit of significand i.e. hidden bit.
Case II: -When both numbers are of different sign
Step 1, 2, 3 & 4 are same as done in case I.
Step 5:-Check if N1 and N2 have different sign, if "Yes";
Step 6:-Take 2"s complement of S2 and then add it to S1 i.e. S=S1+ (2"s complement of S2).
Step 7:-Check if there is carry out in significand addition. If yes; then discard the carry and also shift the result to left until there is "1" in MSB and also count the amount of shifting say "z".
Step 8:-Subtract "z" from exponent value either from E1 or E2. Now the original exponent is E1-"z". Also append the "z" amount of zeros at LSB.
Step 9:-If there is no carry out in step 6 then MSB must be "1" and in this case simply replace "S" by 2"s complement.
Step 10:-Sign of the result i.e. MSB = Sign of the larger number either MSB of N1or it can be MSB of N2.
Step 11:-Assemble result into 32 bit format excluding 24th bit of significand i.e. hidden bit. In this algorithm three 8-bit comparators, one 24-bit and two 8-bit adders, two 8-bit subtractors, two shift units and one swap unit are required in the design.
First 8-bit comparator is used to compare the exponent of two numbers. If exponents of two numbers are equal then there is no need of shifting. Second 8-bit comparator compares exponent with zero. If the exponent of any number is zero set the hidden bit of that number zero. Third comparator is required to check whether the exponent of number 2 is greater than number 1. If the exponent of number 2 is greater than number 1 then the numbers are swapped.
One subtractor is required to compute the difference between the 8-bit exponents of two numbers. Second subtractor is used if both the numbers are of different sign than after addition of the significands of two numbers if carry appears. This carry is subtracted from the exponent using 8-bit subtractor.
One 24-bit adder is required to add the 24-bit significands of two numbers. One 8-bit adder is required if both the numbers are of same sign than after addition of the significands of two numbers if carry appears. This carry is added to the exponent using 8-bit adder. Second 8-bit adder is used to add the amount of shifting to the exponent of smaller number.
One swap unit is required to swap the numbers if N2 is greater than N1. Swapping is normally done by taking the third variable. Two shift units are required one is shift left and second is shift right.
Floating Point Multiplication
The algorithm for floating point multiplication is explained through flow chart in Figure 3 . Let N1 and N2 are normalized operands represented by S1, M1, E1 and S2, M2, E2 as their respective sign bit, mantissa (significand) and exponent. Basically following four steps are used for floating point multiplication. Exponent Addition is done through unsigned adder for adding the exponent of the first input to the exponent of the second input and after that subtract the Bias (127) from the addition result (i.e. E1+E2 -Bias). The result of this stage can be called as intermediate exponent.
Significand Multiplication is done for multiplying the unsigned significand and placing the decimal point in the multiplication product. The result of significand multiplication can be called as intermediate product ( Overflow/underflow means that the result"s exponent is too large/small to be represented in the exponent field. The exponent of the result must be 8 bits in size, and must be between 1 and 254 otherwise the value is not a normalized one .An overflow may occur while adding the two exponents or during normalization. Overflow due to exponent addition can be compensated during subtraction of the bias; resulting in a normal output value (normal operation). An underflow may occur while subtracting the bias to form the intermediate exponent. If the intermediate exponent < 0 then it is an underflow that can never be compensated; if the intermediate exponent = 0 then it is an underflow that may be compensated during normalization by adding 1 to it .When an overflow occurs an overflow flag signal goes high and the result turns to ±Infinity (sign determined according to the sign of the floating point multiplier inputs). When an underflow occurs an underflow flag signal goes high and the result turns to ±Zero (sign determined according to the sign of the floating point multiplier inputs).
Floating Point Division
The algorithm for floating point multiplication is explained through flow chart in Figure 4 . Let N1 and N2 are normalized operands represented by S1, M1, E1 and S2, M2, E2 as their respective sign bit, mantissa (significand) and exponent. If let us say we consider x=N1 and d=N2 and the final result q has been taken as "x/d". Again the following four steps are used for floating point division. The sign bit calculation, mantissa division, exponent subtraction (no need of bias subtraction here), rounding the result to fit in the available bits and normalization is done in the similar way as has been described for multiplication.
VHDL Code
This section illustrates the main steps of VHDL code that has been used to implement the 32-bit floating point arithmetic functions: addition/subtraction, multiplication and division. It includes the arithmetic structure followed by behavior model for different arithmetic functions for 32-bit floating point format following IEEE 754 standards. signal diff:std_logic_vector(7 downto 0):="00000000";
ARITHMETIC UNIT STRUCTURE
if(d>="00011100")then sum<=num1; elsif(d<"00011100")then shift_count:=conv_integer(d);
shift_count1<=shift_count; num2_temp2<=num2;
--s2_temp<=s2; elsif exp(9) = '1' or exp(7 downto 0) = x"00" or (x_exponent = x"00" and x_mantissa = x"00") or (y_exponent = x"FF" and y_mantissa = x"00") then The VHDL code written has been tested and verified on Xilinx ISE 8.1i for all operation. The design utilization summary has been shown in Figure 5 . 
Generation and verification of HDL code using MATLAB
Generation and verification of HDL code using MATLAB requires compatible versions of MATLAB (Simulink) and HDL Simulator "Modelsim" to be loaded on the same system [13, 14, 15] . The basic design steps to create Simulink model for verification of VHDL code in Modelsim HDL Simulator is shown in the flow chart of Fig. 6 . The Simulink Model to generate and verify Floating Point arithmetic created is shown in Figure 7 . Input 1 and Input 2 are the two 32 bit floating point inputs to the model and "Select" is set to "01" for Adder, "11" for Divider and "10" for Multiplier. It also has a scope to view the output. A sub-system is created to launch the Modelsim Simulator from Simulink as shown in Fig. 8 . 
RESULTS
Double clicking the "Launch HDL Simulator" in the Simulink model loads the test bench for simulation. The ModelSim Simulator opens a display window for monitoring the simulation as the test bench runs. The wave window in Figure 9 shows the simulation of two exponential inputs and Select set to "01"for "adder" result as HDL waveform. Figure 10 shows the simulation of two decimal inputs for "adder". Figure 11 and 12 show the simulation of two decimal inputs for "divider". Figure 9 01 32"h3F8CCCCD 32"h3F8CCCCD 32"h404CCCCD
Figure 10 01 32"h40200000 32"h40980000 32"h41440000 Figure 11 11 32"h3F8CCCCD 32"h3F8CCCCD 32"h3F06BCA1 Figure 12 11 32"h40200000 32"h40980000 32"h3F800000 Figure 13 10 32"h3F8CCCCD 32"h3F8CCCCD 32"h3F9AE148 Figure 14 10 32"h40200000 32"h40980000 32"h413E0000
Conclusion and Future Scope of Work
The VHDL code written for complete 32-bit floating point arithmetic unit has been implemented and tested on Xilinx. A process described to create Simulink model in MAT lab for verification of VHDL code in Modelsim HDL Simulator has been used on the same VHDL code and results were found in order. Once the Simulink model has been created using MAT lab for VHDL code, the same can be optimized in MAT lab and the VHDL code can be regenerated with the optimized results and tested on Xilinx to see the improvement in the parameters.
